

Please type a plus sign (+) inside this box → ☐Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 2207/8754

First Inventor or Application Identifier Ronny RONEN et al

Title CONFIRMING AN APPLICATION TO A 32-BIT

ADDRESS SPACE SUBSET IN A 64-BIT PROCESSOR

Express Mail Label No.

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

- 1.
- ☒
- \* Fee Transmittal Form (e.g., PTO/SB/17)
- 
- (Submit an original and a duplicate for fee processing)

- 2.
- ☒
- Specification [Total Pages 15]
- 
- (preferred arrangement set forth below)

- Descriptive title of the invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

- 3.
- ☒
- Drawing(s) (35 U.S.C. 113) [Total Sheets 2] 1

4. Oath or Declaration [Total Pages ]

- a.
- ☐
- Newly executed (original or copy)

- b.
- ☐
- Copy from a prior application (37 C.F.R. § 1.63(d))
- 
- (for continuation/divisional with Box 16 completed)

- i.
- ☐
- DELETION OF INVENTOR(S)

Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

\* NOTE FOR ITEMS 1 &amp; 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS REPLIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_

Prior application information: Examiner \_\_\_\_\_

Group / Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

**17. CORRESPONDENCE ADDRESS**☐ Customer Number or Bar Code Label

(insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name	KENYON & KENYON				
Address	Suite 700 1500 K Street, NW				
City	Washington	State	DC	Zip Code	20005-1257
Country		Telephone	(202) 220-4200	Fax	(202) 220-4201

Name (Print/Type)	James M. Ross	Registration No. (Attorney/Agent)	42,115
Signature	<i>James M. Ross</i>	Date	3/18/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

JCE44 U.S. PTO  
03/28/00

03/28/00

03/28/00

**CONFINING AN APPLICATION TO A 32-BIT ADDRESS SPACE SUBSET IN  
A 64-BIT PROCESSOR**

FIELD OF THE INVENTION

Embodiments of the present invention relate to a microprocessor. More particularly, embodiments of the present invention relate to confining an application to  
5 a 32-bit address space subset in a 64-bit processor.

BACKGROUND OF THE INVENTION

Known 64-bit processors can execute 64-bit applications having 64-bit data types and 64-bit addressing. 32-bit applications typically have 32-bit data types and  
10 32-bit addressing. Porting a 32-bit application into a 64-bit environment can result in errors when dealing with 32-bit numbers in a 64-bit environment. For example, a wrong address can be produced when a 32-bit address is incorrectly sign/zero extended. Incorrect content (e.g., an overflow value) can be introduced into the high-order 32 bits of a 64-bit data item when 32-bit data is moved within general purpose registers. An  
15 error can also be propagated when an operation (e.g., address generation, etc.) uses an erroneous interim result. In view of the foregoing, it can be appreciated that a substantial need exists for methods and apparatus which can advantageously support execution of 32-bit applications by a 64-bit microprocessor.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an illustration of an apparatus in accordance with an embodiment of the present invention.

- 5           FIG. 2. shows a method in accordance with an embodiment of the present invention.

## DETAILED DESCRIPTION

- According to embodiments of the present invention, a processor can include control logic to treat a memory reference of an application as a 32-bit memory
- 10   reference. In one embodiment, the processor can execute an application, and the application can specify that it uses 32-bit addresses by setting an address space control flag. The processor can determine whether the address space control flag has been set. When the control flag is set, the processor can truncate a generated address into a 32-bit address and either zero-extend or sign-extend to 64-bits the truncated 32-bit address. In
- 15   one embodiment, a processor can determine whether to zero-extend or sign-extend a truncated 32-bit address based at least in part on whether an address format control flag specifies unsigned addresses (that can be zero-extended) or signed addresses (that can be sign-extended). In another embodiment, a processor can determine whether an address fault control flag has been set. When the address fault control flag is set, in one
- 20   embodiment, the processor can generate a fault when a generated address is not within a proper 32-bit address space subset. When the address fault control flag is clear, the processor can truncated a generated address and zero/sign-extend the truncated address.

- In an embodiment of the present invention, a 32-bit application ported to a 64-bit environment can be executed by a 64-bit processor and operate within a virtual
- 25   address space. For example, a 32-bit application can operate within an unsigned 0 to 4

GB (gigabyte) virtual address space. Alternatively, a 32-bit application can operate within a signed -2 GB to +2 GB virtual address space.

A 64-bit processor can execute, in an embodiment of the present invention, a 32-bit application that has been ported into a 64-bit environment. The 64-bit processor  
5 can include control logic to allow the ported 32-bit application to specify that it uses 32-bit addresses and to instruct the processor to confine the application to a 32-bit address space subset. The processor can confine the application to a 32-bit address space subset by treating a memory reference as a 32-bit access. A memory reference comprising a generated address can be treated as a 32-bit access by truncating the  
10 generated address to 32 bits and either zero-extending or sign-extending the truncated generated address to 64 bits.

Confining the application to a 32-bit address subset can compensate for incorrect content that can be introduced into the high order 32 bits of a 64-bit data item when a 32-bit data item is moved and/or part of an operation within a 64-bit general  
15 purpose register. One category of such incorrect content relates to wraparound errors. 32-bit operations that wraparound in a 32-bit environment can, when executed in a 64-bit environment, cause the high-order 32 bits of a 64-bit data item to include a value other than 0 ("0" encompasses a value of 0) or 0xFFFF:FFFFH ("FFFF:FFFFH" encompasses a hexadecimal value of FFFF:FFFF). A wraparound error can be caused  
20 by, for example, propagation of a carry bit from the low-order 32 bits into the high-order 32 bits. A wraparound error can cause subsequent additional computation errors. Misinterpretation of an operand as a signed or unsigned number can fall under this category. For example, adding 0xFFFF:FFFFH to 0x0000:0002H results in 0x0000:0001H when the 32-bit operands are signed, but results in 0x1:0000:0001H

when the 32-bit operands are unsigned. In a 32-bit environment, the result always wraps to 0x0000:0001H.

Contamination of the high-order 32 bits of a 64-bit number may not be an issue when the computed result is to be stored in a 32-bit data item. When such

- 5   contamination has occurred and the computed result is to be stored in a 64-bit data item, it can lead to additional errors that affect the results of a computation sequence. For example, an address error can occur. When the computed data item is used to address a data item in memory (e.g., in a 64-bit address space), the computation error can lead to a load or store from an incorrect address.

- 10   FIG. 1 is an illustration of an apparatus in accordance with an embodiment of the present invention. In an embodiment, a 64-bit processor 100 can execute a 32-bit application that has been ported into a 64-bit environment. The 64-bit processor 100 can include addressing mode control logic 110 having a control flag (e.g., a control bit, etc.) that can specify (e.g., when set, when clear, etc.) that the ported 32-bit application
- 15   is to be confined to a 32-bit address space subset and use 32-bit addresses. In an embodiment, the processor 100 is running the ported 32-bit application under a 64-bit operating system.

- In one embodiment, addressing mode control logic 110 can include an address space control flag 112. In an embodiment, a control flag of addressing mode control
- 20   logic 110 (e.g., the address space control flag 112) can be set by the ported 32-bit application (e.g., the processor 100 executes an instruction to set the address space control flag 112). In another embodiment, the ported 32-bit application can communicate to a 64-bit operating system that a control flag of addressing mode control logic 110 (e.g., the address space control flag 112) of processor 100 is to be set,
- 25   and the 64-bit operating system communicates such to processor 100.

When the address space control flag 112 is set, the processor 100 can treat generated address references of the ported 32-bit application as 32-bit addresses by truncating generated address references to 32 bits. For example, memory 120 can store an instruction of ported 32-bit application. Memory 120 can be a cache, an instruction cache, a volatile memory, a non-volatile memory, etc. Instruction execution core 130 can receive the instruction from memory 120. When the instruction is executed, a generated address reference can include 64 bits and be stored in 64-bit register 140. When address space control flag 112 is set, the instruction execution core (or associated logic) can truncate the 64-bit generated address to 32 bits. In an embodiment of the present invention, when a virtual address space used by the ported 32-bit application is a signed address space, the truncated generated address references can be sign extended to 64 bits. When a virtual address space used by the ported 32-bit application is an unsigned address space, the truncated generated address references can be zero extended to 64 bits. In an embodiment, when address space control flag 112 is clear, processor 100 can treat generated address references as 64-bit addresses. In another embodiment, the process can treat all generated address references as 32-bit addresses when an address space control flag 112 is clear and as 64-bit addresses when an address space control flag 112 is set.

In an embodiment of the present invention, addressing mode control logic 110 can include address space control flag 112 and an address format control flag 114. Address format control flag 114 can specify whether a 32-bit truncated, generated address reference is to be sign-extended or zero-extended. In an embodiment, when address format control flag 114 is set, processor 100 can treat generated address references as unsigned 32-bit addresses. In such an embodiment, when address format control flag 114 is set, the processor can truncate a 64-bit generated address reference

to 32 bits and zero-extend the truncated, generated address reference to 64 bits. When address control flag 114 is clear, processor 100 can treat generated address reference as signed 32-bit addresses by truncating a 64-bit generated address reference to 32 bits and sign-extending the truncated, generated address reference to 64 bits. In another, embodiment, truncated generated address references are sign-extended when address format control flag 114 is set and zero-extended when address format control flag 114 is clear. In an embodiment, the address format control flag 114 can be ignored unless the address space control flag 112 specifies that the ported 32-bit application is to be confined to the 32-bit address space subset.

10 In a further embodiment of the present invention, addressing mode control logic 110 can include address space control flag 112 and an address fault control flag 116. When address fault control flag 116 is set and address space control flag 112 specifies that a ported 32-bit application running under a 64-bit operating system is to be confined to a 32-bit address space subset, processor 100 can generate an address fault 15 when a generated address reference is not in the proper 32-bit address space subset (e.g., the generated address includes a wraparound error, etc.). For example, after a truncated, generated address reference is sign/zero-extended, the resultant address reference can be compared to the original generated address reference. When the two are different, the address fault can be generated. When the two are not different, the resultant address reference can be used (e.g., as an operand address, as a branch target address, etc.) In another embodiment, when the two are different the address fault can be generated and the resultant address reference can be used. In an embodiment, a resultant address reference can refer to the entire address range covered by an accessed data type. For example, access to a doubleword at address 0xFFFF:FFFEH can include 25 the range 0xFFFF:FFFEH-0x1H.

When address fault control flag 116 is clear and address space control flag 112 specifies that a ported 32-bit application running under a 64-bit operating system is to be confined to a 32-bit address space subset, processor 100 need not generate an address fault when a generated address reference is not in the proper 32-bit address space subset. Rather, the processor 100 can truncate generated address references and sign/zero-extend the truncated, generated address references. In an embodiment, the address fault control flag 116 can be ignored unless the address space control flag 112 specifies that the ported 32-bit application is to be confined to the 32-bit address space subset. In an embodiment, when the address space control flag 112 specifies that the ported 32-bit application is to be confined to the 32-bit address space subset, address faults can be generated when address fault control flag 116 is cleared and address faults need not be generated when address fault control flag 116 is set. Address fault control flag 116, in an embodiment, can be used by a debugger to help detect problems in porting a 32-bit application to a 64-bit environment.

FIG. 2 shows a method in accordance with an embodiment of the present invention. An x-bit application can be executed on a y-bit processor in an x-bit address space subset. In an embodiment, the x-bit application is a 32-bit application and the y-bit processor is a 64-bit processor. In another embodiment, the x-bit application is a 64-bit application and the y-bit processor is a 128-bit processor. In a further embodiment, the x-bit application is a 32-bit application and the y-bit processor is a 96-bit processor. In an embodiment of the present invention, an x-bit application can be executed on a y-bit processor where  $y > x$ .

An x-bit application can instruct a y-bit processor (processor) to set an address space control flag (box 210), and processor can set address space control flag (box 220). Processor can generate a y-bit address reference as part of execution of an

instruction of x-bit application (box 230). The processor can truncate y-bit address reference to x bits (box 240). The processor can determine whether the address space used by x-bit application is signed (decision 250). When the address space used by x-bit application is signed, the processor can sign-extend x-bit truncated address reference to y bits (box 260). When the address space used by x-bit application is not signed, the processor can zero-extend x-bit truncated address reference to y bits (box 270). The processor can determine whether it is to check for an address fault (e.g., by checking the status of an address fault control flag, etc.) (decision 280). When the processor is to check for an address fault, the processor can compare the resultant address reference (e.g., the truncated and sign/zero-extended address reference) to the original generated address reference (e.g., the y-bit address reference generated in box 230) (box 285). When the resultant address reference does not match the original generated address reference, the processor can generate an address fault (box 290).

In an embodiment of the present invention, a processor can include addressing mode control logic include an address space control flag, an address format control flag, and an address fault control flag. The address space control flag can be modified in any privilege level and can belong to a process context. In an embodiment when a 64-bit processor is running a 32-bit operating system, the address space control flag can be ignored or considered set. In an embodiment, the address format control flag can be modified in a supervisor privilege level only and can be a global machine flag. The address format control flag can be set at boot time of a computer system including the processor. The address fault control flag, in an embodiment, can be modified in supervisor privilege level only. The address fault control flag can belong to the process context.

In a further embodiment of the present invention, software (e.g., one or more applications, one or more application and an operating system, an operating system, etc.) can include ported 32-bit software and 64-bit software and can use an address space control flag in a manner that can affect performance. Frequent switches of the address space control flag can decrease application performance. Accordingly, in one embodiment, software can strive to minimize the number of switches of the address space control flag. In one embodiment, a performance model of executing a ported 32-bit application in a 64-bit environment can specify that code (e.g., application code) and data that can be accessed by the ported 32-bit application can be allocated in a 32-bit address space subset. This can include all DLLs (Dynamically Linked Loadables) and the data to which the DLLs refer. This can eliminate the need to perform an address space control flag mode switch on each call to a 64-bit service. Cases where access to code or data beyond the 32-bit subset can call for an address space control flag mode switch. In one embodiment, a thunk layer (e.g., code that can interface procedures run in two different modes and/or calling conventions, etc) can interface between ported 32-bit application code and 64-bit code and can have the responsibility of switching the address space control flag. The address space control flag can be set on a call to a 64-bit service and cleared upon return to the ported 32-bit application.

Methods and apparatus in accordance with embodiments of the present invention can advantageously support execution of 32-bit applications ported to a 64-bit environment. Execution of an instruction in accordance with an embodiment of the present invention can compensate for incorrect content (e.g., a wraparound error) that can be introduced into the high-order 32 bits of a 64-bit data item when a 32-bit data item is moved and/or part of an instruction operation. A known method of addressing such incorrect content can zero/sign extend each data value before it is used, but system

performance is degraded. Software compilers can lessen such degradation of system performance by analyzing the code of the ported application and performing such zero/sign extension operations when necessary. Embodiments of the present invention can compensate for incorrect content without significant performance degradation. A software compiler need not analyze the code to perform necessary zero/sign extensions, and the software need not include additional instructions to fix data values having incorrect content.

Embodiments of methods and apparatus to confine a 32-bit application ported to a 64-bit environment to a 32-bit address space subset have been described. In the foregoing description, for purposes of explanation, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be appreciated, however, by one skilled in the art that the present invention may be practiced without these specific details. In other instances, structures and devices are shown in block diagram form. Furthermore, one skilled in the art can readily appreciate that the specific sequences in which methods are presented and performed are illustrative and it is contemplated that the sequences can be varied and still remain within the spirit and scope of the present invention.

In the foregoing detailed description, apparatus and methods in accordance with embodiments of the present invention have been described with reference to specific exemplary embodiments. Accordingly, the present specification and figures are to be regarded as illustrative rather than restrictive.

WHAT IS CLAIMED IS:

1        1. A processor comprising:  
2        means for executing an instruction of an application of a first bit size ported to a  
3        second bit size environment, the second bit size being greater than the first bit size; and  
4        means for confining the application to a first bit size address space subset.

1        2. The processor of claim 1, wherein the first bit size is 32-bit and the second bit  
2        size is 64-bit.

1        3. The processor of claim 1, wherein the means for confining includes:  
2        means for truncating generated address references of the second bit size to the first  
3        bit size; and  
4        means for extending to the second bit size the truncated generated address  
5        references.

1        4. The processor of claim 3, wherein the means for confining includes means for  
2        generating an address fault.

1        5. The processor of claim 1, wherein the means for extending includes means for  
2        determining that the first bit size address space subset is signed address space.

1        6. The processor of claim 1, wherein the means for extending includes means for  
2        determining that the first bit size address space subset is unsigned address space.

1        7. A processor comprising:  
2        a memory to store an instruction of an application ported from a first bit size  
3        environment to a second bit size environment, the second bit size being greater than the  
4        first bit size; and  
5        an instruction execution core coupled to said memory, said instruction execution  
6        core to execute the instruction of the application, said instruction execution core to  
7        determine that the application is confined a first bit size address subset;  
8        generate an address reference of the second bit size as part of execution of the  
9        instruction;  
10       truncate the generated address reference from the second bit size to the first bit  
11       size; and  
12       extend the truncated, generated address reference from the first bit size to the  
13       second bit size.

1       8. The processor of claim 7, wherein the application ported from a first bit size  
2       environment to a second bit size environment is an application ported from a 32-bit  
3       environment to a 64-bit environment.

1       9. The processor of claim 7, wherein the instruction execution core is to determine  
2       that the application is confined to a first bit size address subset based at least in part on  
3       an address space control flag.

1       10. The processor of claim 7, wherein the instruction execution core is to extend the  
2       truncated, generated address reference from the first bit size to the second bit size based  
3       at least in part on an address format control flag.

1 11. The processor of claim 7, wherein the instruction execution core is to generate  
2 an address fault flag based least in part on a comparison of the generated address  
3 reference and the extended, truncated, generated address reference.

1 12. The processor of claim 11, wherein the instruction execution core is to generate  
2 an address fault flag based least in part on an address fault control flag.

1 13. The processor of claim 7, wherein said memory is a cache memory.

1 14. The processor of claim 7, wherein the processor is a 64-bit processor.

1 15. A method to confine an application to an address space subset, the method  
2 comprising:

3 determining that an application is confined a first bit size address subset, the  
4 application including an instruction;

5 generating an address reference of the second bit size as part of execution of the  
6 instruction;

7 truncating the generated address reference from the second bit size to the first bit  
8 size; and

9 extending the truncated, generated address reference from the first bit size to the  
10 second bit size.

1 16. The method of claim 15, wherein the application is ported from a first bit size  
2 environment to a second bit size environment.

1        17. The method of claim 16, wherein the application ported from a first bit size  
2 environment to a second bit size environment is an application ported from a 32-bit  
3 environment to a 64-bit environment.

1        18. The method of claim 15, wherein determining that an application is confined a  
2 first bit size address subset, the application including an instruction is based at least in  
3 part on a address space control flag.

1        19. The method of claim 15, wherein extending the truncated, generated address  
2 reference from the first bit size to the second bit size is based at least in part on an  
3 address format control flag.

1        20. The method of claim 15, wherein extending the truncated, generated address  
2 reference from the first bit size to the second bit size includes sign-extending the  
3 truncated, generated address reference from the first bit size to the second bit size based  
4 at least in part on an address format control flag.

1        21. The method of claim 15, wherein extending the truncated, generated address  
2 reference from the first bit size to the second bit size includes zero-extending the  
3 truncated, generated address reference from the first bit size to the second bit size based  
4 at least in part on an address format control flag.

1        22. The method of claim 15, wherein extending the truncated, generated address  
2 reference from the first bit size to the second bit size includes generating an address  
3 fault flag based least in part on a comparison of the generated address reference and the  
4 extended, truncated, generated address reference.

- 1        23. The method of claim 22, wherein generating an address fault flag is based least  
2        in part on an address fault control flag.

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000

## ABSTRACT

- Apparatus and methods to execute an instruction of an application of a first bit size ported to a second bit size environment, including methods and apparatus to confine the
- 5 application to a first bit size address space subset.

DC01-323360

2 30  
10 20  
15 25  
20 30  
25 35  
30 40  
35 45  
40 50  
45 55  
50 60  
55 65  
60 70  
65 75  
70 80  
75 85  
80 90  
85 95  
90 100  
95 105  
100 110  
105 115  
110 120  
115 125  
120 130  
125 135  
130 140  
135 145  
140 150  
145 155  
150 160  
155 165  
160 170  
165 175  
170 180  
175 185  
180 190  
185 195  
190 200  
195 205  
200 210  
205 215  
210 220  
215 225  
220 230  
225 235  
230 240  
235 245  
240 250  
245 255  
250 260  
255 265  
260 270  
265 275  
270 280  
275 285  
280 290  
285 295  
290 300  
295 305  
300 310  
305 315  
310 320  
315 325  
320 330  
325 335  
330 340  
335 345  
340 350  
345 355  
350 360  
355 365  
360 370  
365 375  
370 380  
375 385  
380 390  
385 395  
390 400  
395 405  
400 410  
405 415  
410 420  
415 425  
420 430  
425 435  
430 440  
435 445  
440 450  
445 455  
450 460  
455 465  
460 470  
465 475  
470 480  
475 485  
480 490  
485 495  
490 500  
495 505  
500 510  
505 515  
510 520  
515 525  
520 530  
525 535  
530 540  
535 545  
540 550  
545 555  
550 560  
555 565  
560 570  
565 575  
570 580  
575 585  
580 590  
585 595  
590 600  
595 605  
600 610  
605 615  
610 620  
615 625  
620 630  
625 635  
630 640  
635 645  
640 650  
645 655  
650 660  
655 665  
660 670  
665 675  
670 680  
675 685  
680 690  
685 695  
690 700  
695 705  
700 710  
705 715  
710 720  
715 725  
720 730  
725 735  
730 740  
735 745  
740 750  
745 755  
750 760  
755 765  
760 770  
765 775  
770 780  
775 785  
780 790  
785 795  
790 800  
795 805  
800 810  
805 815  
810 820  
815 825  
820 830  
825 835  
830 840  
835 845  
840 850  
845 855  
850 860  
855 865  
860 870  
865 875  
870 880  
875 885  
880 890  
885 895  
890 900  
895 905  
900 910  
905 915  
910 920  
915 925  
920 930  
925 935  
930 940  
935 945  
940 950  
945 955  
950 960  
955 965  
960 970  
965 975  
970 980  
975 985  
980 990  
985 995  
990 1000  
995 1005  
1000 1010  
1005 1015  
1010 1020  
1015 1025  
1020 1030  
1025 1035  
1030 1040  
1035 1045  
1040 1050  
1045 1055  
1050 1060  
1055 1065  
1060 1070  
1065 1075  
1070 1080  
1075 1085  
1080 1090  
1085 1095  
1090 1100  
1095 1105  
1100 1110  
1105 1115  
1110 1120  
1115 1125  
1120 1130  
1125 1135  
1130 1140  
1135 1145  
1140 1150  
1145 1155  
1150 1160  
1155 1165  
1160 1170  
1165 1175  
1170 1180  
1175 1185  
1180 1190  
1185 1195  
1190 1200  
1195 1205  
1200 1210  
1205 1215  
1210 1220  
1215 1225  
1220 1230  
1225 1235  
1230 1240  
1235 1245  
1240 1250  
1245 1255  
1250 1260  
1255 1265  
1260 1270  
1265 1275  
1270 1280  
1275 1285  
1280 1290  
1285 1295  
1290 1300  
1295 1305  
1300 1310  
1305 1315  
1310 1320  
1315 1325  
1320 1330  
1325 1335  
1330 1340  
1335 1345  
1340 1350  
1345 1355  
1350 1360  
1355 1365  
1360 1370  
1365 1375  
1370 1380  
1375 1385  
1380 1390  
1385 1395  
1390 1400  
1395 1405  
1400 1410  
1405 1415  
1410 1420  
1415 1425  
1420 1430  
1425 1435  
1430 1440  
1435 1445  
1440 1450  
1445 1455  
1450 1460  
1455 1465  
1460 1470  
1465 1475  
1470 1480  
1475 1485  
1480 1490  
1485 1495  
1490 1500  
1495 1505  
1500 1510  
1505 1515  
1510 1520  
1515 1525  
1520 1530  
1525 1535  
1530 1540  
1535 1545  
1540 1550  
1545 1555  
1550 1560  
1555 1565  
1560 1570  
1565 1575  
1570 1580  
1575 1585  
1580 1590  
1585 1595  
1590 1600  
1595 1605  
1600 1610  
1605 1615  
1610 1620  
1615 1625  
1620 1630  
1625 1635  
1630 1640  
1635 1645  
1640 1650  
1645 1655  
1650 1660  
1655 1665  
1660 1670  
1665 1675  
1670 1680  
1675 1685  
1680 1690  
1685 1695  
1690 1700  
1695 1705  
1700 1710  
1705 1715  
1710 1720  
1715 1725  
1720 1730  
1725 1735  
1730 1740  
1735 1745  
1740 1750  
1745 1755  
1750 1760  
1755 1765  
1760 1770  
1765 1775  
1770 1780  
1775 1785  
1780 1790  
1785 1795  
1790 1800  
1795 1805  
1800 1810  
1805 1815  
1810 1820  
1815 1825  
1820 1830  
1825 1835  
1830 1840  
1835 1845  
1840 1850  
1845 1855  
1850 1860  
1855 1865  
1860 1870  
1865 1875  
1870 1880  
1875 1885  
1880 1890  
1885 1895  
1890 1900  
1895 1905  
1900 1910  
1905 1915  
1910 1920  
1915 1925  
1920 1930  
1925 1935  
1930 1940  
1935 1945  
1940 1950  
1945 1955  
1950 1960  
1955 1965  
1960 1970  
1965 1975  
1970 1980  
1975 1985  
1980 1990  
1985 1995  
1990 2000  
1995 2005  
2000 2010  
2005 2015  
2010 2020  
2015 2025  
2020 2030  
2025 2035  
2030 2040  
2035 2045  
2040 2050  
2045 2055  
2050 2060  
2055 2065  
2060 2070  
2065 2075  
2070 2080  
2075 2085  
2080 2090  
2085 2095  
2090 2100  
2095 2105  
2100 2110  
2105 2115  
2110 2120  
2115 2125  
2120 2130  
2125 2135  
2130 2140  
2135 2145  
2140 2150  
2145 2155  
2150 2160  
2155 2165  
2160 2170  
2165 2175  
2170 2180  
2175 2185  
2180 2190  
2185 2195  
2190 2200  
2195 2205  
2200 2210  
2205 2215  
2210 2220  
2215 2225  
2220 2230  
2225 2235  
2230 2240  
2235 2245  
2240 2250  
2245 2255  
2250 2260  
2255 2265  
2260 2270  
2265 2275  
2270 2280  
2275 2285  
2280 2290  
2285 2295  
2290 2300  
2295 2305  
2300 2310  
2305 2315  
2310 2320  
2315 2325  
2320 2330  
2325 2335  
2330 2340  
2335 2345  
2340 2350  
2345 2355  
2350 2360  
2355 2365  
2360 2370  
2365 2375  
2370 2380  
2375 2385  
2380 2390  
2385 2395  
2390 2400  
2395 2405  
2400 2410  
2405 2415  
2410 2420  
2415 2425  
2420 2430  
2425 2435  
2430 2440  
2435 2445  
2440 2450  
2445 2455  
2450 2460  
2455 2465  
2460 2470  
2465 2475  
2470 2480  
2475 2485  
2480 2490  
2485 2495  
2490 2500  
2495 2505  
2500 2510  
2505 2515  
2510 2520  
2515 2525  
2520 2530  
2525 2535  
2530 2540  
2535 2545  
2540 2550  
2545 2555  
2550 2560  
2555 2565  
2560 2570  
2565 2575  
2570 2580  
2575 2585  
2580 2590  
2585 2595  
2590 2600  
2595 2605  
2600 2610  
2605 2615  
2610 2620  
2615 2625  
2620 2630  
2625 2635  
2630 2640  
2635 2645  
2640 2650  
2645 2655  
2650 2660  
2655 2665  
2660 2670  
2665 2675  
2670 2680  
2675 2685  
2680 2690  
2685 2695  
2690 2700  
2695 2705  
2700 2710  
2705 2715  
2710 2720  
2715 2725  
2720 2730  
2725 2735  
2730 2740  
2735 2745  
2740 2750  
2745 2755  
2750 2760  
2755 2765  
2760 2770  
2765 2775  
2770 2780  
2775 2785  
2780 2790  
2785 2795  
2790 2800  
2795 2805  
2800 2810  
2805 2815  
2810 2820  
2815 2825  
2820 2830  
2825 2835  
2830 2840  
2835 2845  
2840 2850  
2845 2855  
2850 2860  
2855 2865  
2860 2870  
2865 2875  
2870 2880  
2875 2885  
2880 2890  
2885 2895  
2890 2900  
2895 2905  
2900 2910  
2905 2915  
2910 2920  
2915 2925  
2920 2930  
2925 2935  
2930 2940  
2935 2945  
2940 2950  
2945 2955  
2950 2960  
2955 2965  
2960 2970  
2965 2975  
2970 2980  
2975 2985  
2980 2990  
2985 2995  
2990 3000  
2995 3005  
3000 3010  
3005 3015  
3010 3020  
3015 3025  
3020 3030  
3025 3035  
3030 3040  
3035 3045  
3040 3050  
3045 3055  
3050 3060  
3055 3065  
3060 3070  
3065 3075  
3070 3080  
3075 3085  
3080 3090  
3085 3095  
3090 3100  
3095 3105  
3100 3110  
3105 3115  
3110 3120  
3115 3125  
3120 3130  
3125 3135  
3130 3140  
3135 3145  
3140 3150  
3145 3155  
3150 3160  
3155 3165  
3160 3170  
3165 3175  
3170 3180  
3175 3185  
3180 3190  
3185 3195  
3190 3200  
3195 3205  
3200 3210  
3205 3215  
3210 3220  
3215 3225  
3220 3230  
3225 3235  
3230 3240  
3235 3245  
3240 3250  
3245 3255  
3250 3260  
3255 3265  
3260 3270  
3265 3275  
3270 3280  
3275 3285  
3280 3290  
3285 3295  
3290 3300  
3295 3305  
3300 3310  
3305 3315  
3310 3320  
3315 3325  
3320 3330  
3325 3335  
3330 3340  
3335 3345  
3340 3350  
3345 3355  
3350 3360  
3355 3365  
3360 3370  
3365 3375  
3370 3380  
3375 3385  
3380 3390  
3385 3395  
3390 3400  
3395 3405  
3400 3410  
3405 3415  
3410 3420  
3415 3425  
3420 3430  
3425 3435  
3430 3440  
3435 3445  
3440 3450  
3445 3455  
3450 3460  
3455 3465  
3460 3470  
3465 3475  
3470 3480  
3475 3485  
3480 3490  
3485 3495  
3490 3500  
3495 3505  
3500 3510  
3505 3515  
3510 3520  
3515 3525  
3520 3530  
3525 3535  
3530 3540  
3535 3545  
3540 3550  
3545 3555  
3550 3560  
3555 3565  
3560 3570  
3565 3575  
3570 3580  
3575 3585  
3580 3590  
3585 3595  
3590 3600  
3595 3605  
3600 3610  
3605 3615  
3610 3620  
3615 3625  
3620 3630  
3625 3635  
3630 3640  
3635 3645  
3640 3650  
3645 3655  
3650 3660  
3655 3665  
3660 3670  
3665 3675  
3670 3680  
3675 3685  
3680 3690  
3685 3695  
3690 3700  
3695 3705  
3700 3710  
3705 3715  
3710 3720  
3715 3725  
3720 3730  
3725 3735  
3730 3740  
3735 3745  
3740 3750  
3745 3755  
3750 3760  
3755 3765  
3760 3770  
3765 3775  
3770 3780  
3775 3785  
3780 3790  
3785 3795  
3790 3800  
3795 3805  
3800 3810  
3805 3815  
3810 3820  
3815 3825  
3820 3830  
3825 3835  
3830 3840  
3835 3845  
3840 3850  
3845 3855  
3850 3860  
3855 3865  
3860 3870  
3865 3875  
3870 3880  
3875 3885  
3880 3890  
3885 3895  
3890 3900  
3895 3905  
3900 3910  
3905 3915  
3910 3920  
3915 3925  
3920 3930  
3925 3935  
3930 3940  
3935 3945  
3940 3950  
3945 3955  
3950 3960  
3955 3965  
3960 3970  
3965 3975  
3970 3980  
3975 3985  
3980 3990  
3985 3995  
3990 4000  
3995 4005  
4000 4010  
4005 4015  
4010 4020  
4015 4025  
4020 4030  
4025 4035  
4030 4040  
4035 4045  
4040 4050  
4045 4055  
4050 4060  
4055 4065  
4060 4070  
4065 4075  
4070 4080  
4075 4085  
4080 4090  
4085 4095  
4090 4100  
4095 4105  
4100 4110  
4105 4115  
4110 4120  
4115 4125  
4120 4130  
4125 4135  
4130 4140  
4135 4145  
4140 4150  
4145 4155  
4150 4160  
4155 4165  
4160 4170  
4165 4175  
4170 4180  
4175 4185  
4180 4190  
4185 4195  
4190 4200  
4195 4205  
4200 4210  
4205 4215  
4210 4220  
4215 4225  
4220 4230  
4225 4235  
4230 4240  
4235 4245  
4240 4250  
4245 4255  
4250 4260  
4255 4265  
4260 4270  
4265 4275  
4270 4280  
4275 4285  
4280 4290  
4285 4295  
4290 4300  
4295 4305  
4300 4310  
4305 4315  
4310 4320  
4315 4325  
4320 4330  
4325 4335  
4330 4340  
4335 4345  
4340 4350  
4345 4355  
4350 4360  
4355 4365  
4360 4370  
4365 4375  
4370 4380  
4375 4385  
4380 4390  
4385 4395  
4390 4400  
4395 4405  
4400 4410  
4405 4415  
4410 4420  
4415 4425  
4420 4430  
4425 4435  
4430 4440  
4435 4445  
4440 4450  
4445 4455  
4450 4460  
4455 4465  
4460 4470  
4465 4475  
4470 4480  
4475 4485  
4480 4490  
4485 4495  
4490 4500  
4495 4505  
4500 4510  
4505 4515  
4510 4520  
4515 4525  
4520 4530  
4525 4535  
4530 4540  
4535 4545  
4540 4550  
4545 4555  
4550 4560  
4555 4565  
4560 4570  
4565 4575  
4570 4580  
4575 4585  
4580 4590  
4585 4595  
4590 4600  
4595 4605  
4600 4610  
4605 4615  
4610 4620  
4615 4625  
4620 4630  
4625 4635  
4630 4640  
4635 4645  
4640 4650  
4645 4655  
4650 4660  
4655 4665  
4660 4670  
4665 4675  
4670 4680  
4675 4685  
4680 4690  
4685 4695  
4690 4700  
4695 4705  
4700 4710  
4705 4715  
4710 4720  
4715 4725  
4720 4730  
4725 4735  
4730 4740  
4735 4745  
4740 4750  
4745 4755  
4750 4760  
4755 4765  
4760 4770  
4765 4775  
4770 4780  
4775 4785  
4780 4790  
4785 4795  
4790 4800  
4795 4805  
4800 4810  
4805 4815  
4810 4820  
4815 4825  
4820 4830  
4825 4835  
4830 4840  
4835 4845  
4840 4850  
4845 4855  
4850 4860  
4855 4865  
4860 4870  
4865 4875  
4870 4880  
4875 4885  
4880 4890  
4885 4895  
4890 4900  
4895 4905  
4900 4910  
4905 4915  
4910 4920  
4915 4925  
4920 4930  
4925 4935  
4930 4940  
4935 4945  
4940 4950  
4945 4955  
4950 4960  
4955 4965  
4960 4970  
4965 4975  
4970 4980  
4975 4985  
4980 4990  
4985 4995  
4990 5000  
4995 5005  
5000 5010  
5005 5015  
5010 5020  
5015 5025  
5020 5030  
5025 5035  
5030 5040  
5035 5045  
5040 5050  
5045 5055  
5050 5060  
5055 5065  
5060 5070  
5065 5075  
5070 5080  
5075 5085  
5080 5090  
5085 5095  
5090 5100  
5095 5105  
5100 5110  
5105 5115  
5110 5120  
5115 5125  
5120 5130  
5125 5135  
5130 5140  
5135 5145  
5140 5150  
5145 5155  
5150 5160  
5155 5165  
5160 5170  
5165 5175  
5170 5180  
5175 5185  
5180 5190  
5185 5195  
5190 5200  
5195 5205  
5200 5210  
5205 5215  
5210 5220  
5215 5225  
5220 5230  
5225 5235  
5230 5240  
5235 5245  
5240 5250  
5245 5255  
5250 5260  
5255 5265  
5260 5270  
5265 5275  
5270 5280  
5275 5285  
5280 5290  
5285 5295  
5290 5300  
5295 5305  
5300 5310  
5305 5315  
5310 5320  
5315 5325  
5320 5330  
5325 5335  
5330 5340  
5335 5345  
5340 5350  
5345 5355  
5350 5360  
5355 5365  
5360 5370  
5365 5375  
5370 5380  
5375 5385  
5380 5390  
5385 5395  
5390 5400  
5395 5405  
5400 5410  
5405 5415  
5410 5420  
5415 5425  
5420 5430  
5425 5435  
5430 5440  
5435 5445  
5440 5450  
5445 5455  
5450 5460  
5455 5465  
5460 5470  
5465 5475  
5470 5480  
5475 5485  
5480 5490  
5485 5495  
5490 5500  
5495 5505  
5500 5510  
5505 5515  
5510 5520  
5515 5525  
5520 5530  
5525 5535  
5530 5540  
5535 5545  
5540 5550  
5545 5555  
5550 5560  
5555 5565  
5560 5570  
5565 5575  
5570 5580  
5575 5585  
5580 5590  
5585 5595  
5590 5600  
5595 5605  
5600 5610  
5605 5615  
5610 5620  
5615 5625  
5620 5630  
5625 5635  
5630 5640  
5635 5645  
5640 5650  
5645 5655  
5650 5660  
5655 5665  
5660 5670  
5665 5675  
5670 5680  
5675 5685  
5680 5690  
5685 5695  
5690 5700  
5695 5705  
5700 5710  
5705 5715  
5710 5720  
5715 5725  
5720 5730  
5725 5735  
5730 5740  
5735 5745  
5740 57

**FIG. 1**




FIG. 2

